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Abstract-The analysis, design and control of 4th_order LCLC
voltage-output series-parallel resonant converters (SPRCs) for the
provision of multiple regulated outputs, is described. Specifically,
state-variable concepts are developed to establish operating mode
boundaries with which to describe the internal behaviour of dual-
output resonant converters, and the impact of output leakage
inductance. The resulting models are compared with those
obtained from SPICE simulations and measurements from a
prototype power supply under closed loop control to verify the
analysis, modeling and control predictions.
I. INTRODUCTION
To-date, several approaches have been explored to address
cross-regulation, complexity and overall circuit performance
issues of multi-output converters, the solutions being divided
into three distinct categories. The first regulates a single
primary output using closed-loop feedback, with the auxiliary
outputs being semi-regulated and, therefore, subject to cross-
regulation error. The second category achieves precise post-
regulation of each output by using either linear regulators or
hard-switched dc-dc converters. However, although relatively
straightforward to design, such circuits are rarely used in
practice due to cost constraints. The third category is specific
to applications which require only two regulated outputs, as is
commonly found in signal processing and microprocessor
based systems. They avoid the need for post-regulation by
utilising two closed-loop feedback configurations. A 3rd-order
LLC converter with two independently controlled outputs was
reported in [1]. However, optimum performance
characteristics have yet to be forthcoming, primarily due to the
significant complexity associated with the highly non-linear
behaviour between the various outputs as a function of load.
Nevertheless, it is a solution that broadly falls within this third
category that is the subject of this paper. Specifically, dual-
output resonant LCLC converters, are considered, with control
of each output being achieved by switching the power devices
asymmetrically over each half switching cycle using a
combination ofPWM and frequency control.
II. DUAL O/P LCLC-SPRC MODEL
A half-bridge LCLC-SPRC with two outputs is shown in Fig.
1(a). To achieve zero-voltage switching, the converter is
assumed to operate on the negative gradient of the input-output
frequency characteristic, above the primary resonant peak.
When operating in this region, the resulting waveforms can be
sub-divided into two distinct time intervals, viz. intervals 1 and
2, as depicted in Fig. 1(b):
Interval 1: Clamping of the parallel capacitor voltage. Here,
the combined series inductor Ls (Fig. 1(c)) and capacitor Cs
provide resonant behaviour whilst the voltage across Lp and Cp
is clamped by the output voltage. As the current through the
series inductor, LS, decays to zero, Cp begins to contribute to
resonant behaviour, and operation enters the second interval.
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Interval 2: Decoupling of the rectifier and output filter. Here,
all the tank components contribute to resonant behaviour, with
the rectifier effectively becoming reverse biased. Current into
both the high- and low-side diodes remains zero, and the
parallel capacitors are charged until their voltage is clamped at
either +V0,,, or -V,,12, thereby providing the boundary at the
end of this time interval. During each half-cycle of operation,
three Modes, Ml, M2, and M3 can be identified, as shown in
Fig. 1(b).
Circuit Mode Ml (to < t < tl). At the start of Ml, SW2 is
turned off at to and SWI turned on. The series inductor
current, iLs, is negative and flows through the internal diode of
SWI, thereby facilitating ZVS of SWI. Also during this
period, iLs allows D2 to conduct and transfer energy to support
VOW2, whilst the voltage on Cp2 is clamped to VoW2. All the
rectifier current, therefore, flows to the load. At the end of Ml,
the rectifier current iR2 has decayed to zero, and both the high
side and low side diodes, and the output filter, are effectively
decoupled from the resonant tank.
Circuit Mode M2 (t < t <t2). Here, the series resonant
inductor current iLs becomes positive. Since SWI is turned on
during Ml, current flow is now through SWI. Initial
conditions for this mode are that iLs=O and Vcp2= vout2- The
inductor current iLs and parallel resonant capacitor voltages
take on a sinusoidal characteristic. Since the outputs are
effectively disconnected from the tank, both Cp1 and Cp2
contribute to resonant behaviour. Both rectifier currents are
zero, and the converter outputs are in an 'idle' state, with
energy being supplied solely by the charge on the filter
capacitors. By initially neglecting the rectifier on-state
voltage, and noting that the effective parallel resonant
capacitance Cp is the sum of the shunt network capacitances
Cpl and Cp2, vcpl during the capacitor charging period is
described by:
Circuit Mode M3 ( t2 < t < TI /2 ). At t = t2, D1 becomes
forward biased whilst D2 reverse biased. The rectifier diode
current iR2 remains zero throughout the duration ofM3, and DI
clamps the capacitor voltage vCPi to + Vout, until iLs decays to
zero, at which time the second half cycle of operation
commences.
For 50%0 duty-cycle excitation, the 2nd half-cycle of operation
is the mirror image of the first. However, for asymmetrical
excitation, the output rectifier diode (D2) non-conduction
angle, associated with the series resonant inductor current
being of negative polarity, is given by:
(C2 = j2zlf-1C_ 2s Pvtot (4)
lin
where in =iLs- LP The voltage,P, across the parallel
resonant capacitor can, therefore, be expressed as a function of
the angle 0 see Fig. 1(b):
for 0 = ° ..O
-vt2 + X (I -cos(9))
votl - I2.in x (I cos(O)V)
- Vo,t2
for 0 = 'i ..
for 9 =r . . .r+ 0,2
for
= Z + 0,2 ... 2r
(5)
Under steady-state conditions, the mean output current ioutl,
flowing through Dl towards the output filter and load, can be
determined from the mean current flowing through the rectifier
when it is of positive polarity. Since this occurs during the
interval Oc1 < 0 < z, iout is given by:
(6)I
)r
ioutl =-21 x fJ,, sin(O)dO
Ii)
cl,
Substituting (3) into (6) and evaluating the integral provides
the solution for ioutlIt2
cp(t= cpi (t, )+ fi n sin(2)7,t)dt
p tl
where iin = -(iLs - iLp )* Evaluating (1) with initial
conditions VR (t4 ) = VCp1 (4) = Vju[2 yields:
(1)
vcpi (t2 ) -Vout2 + lin X (2 (t2 tl))2)inif,2fCfC (2)
The boundary for the end of the capacitor charging period is
vCpl(t2) = +Voutl, which yields the rectifier non-conduction
angle, Oc, associated with a positive polarity of current, iR,
through the high side rectifier:
t2 =2i x cos (-10,) oc, = cos 21f- ,J
(3)
where vtot = vout, + VOut2
ioutl = x (I +cos(p6 )) =in" 7 Cvt0t (7)2f z
Simple mathematical manipulation of (3) and (7) then gives the
corresponding rectifier non-conduction angle 751:
5c Cos- r mout1 -fCpVtot ) (8)
K'~~Il ZCfpVtot)
VO,tl is determined by assuming the output filter
capacitance Cf is sufficiently large to impart negligible output
voltage ripple. In this case:
i.R i,RLI RL,(i. -'ifc'VtO) RL, ii fSPOt
voutl = ioutIR I x (1+ COS(1))=2Tff; Irl+RLIsCP
(9)
Equations (6) to (9) can be further manipulated to provide the
complementary D2 non-conduction angle, (/5C2, and the output
current, iout2, and output voltage Vo0t2, as follows:
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tout2 = 2 x (1 + cos(0,2 )), Vo0t2
R 1 +RLfCP
(10) Notably, the voltage across L4 can be considered a reflection of
the voltages across Cp1 and Cp2, and the state vector for the
parallel inductor current in the fast sub-system (see (11))
III. STATE-VARIABLE ANALYSIS
A state-variable model describing the behaviour of the dual-
output converter can be obtained by considering the electrical
network shown in Fig. 1(c) and separating the dynamics into
'fast' and 'slow' sub-systems, with their interaction related by
a set of coupling equations. The fast sub-system is considered
to describe the dynamics of the resonant tank and power
switches:
dvCS iLs diLs _ VCS VLP diLP VLP
dt Cs dt Ls dt Lp
dvCpl 'Ls -iLp -'RI-Cp2 -iR2 dvCp2 iLs - iLp iR2 iCpl iRl
dt Cpl dt Cp2
(1 1)
The output filter dynamics are described by:
dvcf I - 'RI Vcf 1 dvcf 2 1R2 Vcf2 (12)
dt Cf1 CflRLl dt Cf 2 Cf2RL2
As discussed, during interval t1-4 t2 (see Fig. 1(b)) vcpl is
clamped to vcfi during the positive half-cycle, and conversely,
to
-vcf2 during the negative half-cycle, due to the action of the
diodes. By noting that there will be negligible current flowing
through Cp during these periods, the rectifier input voltage is
dependent on the direction of the current leaving the resonant
tank inductances, i.e. iL = iLs -iLp . The relevant coupling
terms are, therefore, obtained by equating voltages at either
side ofthe rectifier for each respective half-cycle:
vcpl sgn(iL)(VOtj +vdiode) sgn(iL)(vCf 1 +Vdiode) (13)
vCp2 sgn(iL )(Vout2 + Vdiode) sgn(iL )(Vcf2 + Vdiode)
Assuming a constant rectifier voltage, (12) can be manipulated
to give:
dvcpi dvcfI dvCp2 dvcf2 (4
dt =sgn(iL ) dtl dt= sgn(iL) dt2 (14)
Considering the rectifier current, iR2, to be zero during the
positive half-cycle of the parallel capacitor voltage, the
rectifier current iRj, is given from:
'L -R1 1Cp2 1R2
CpI
*
_ CplCfl 'L -Cp2 -R2 sgn(iL)vf I
1R1 +
sgn(iL)Cpl + Cfl K Cpl CflRl )
This leads to the following coupling equations which describe
the rectifier currents within each half of a switching cycle:
CplC (iL -iCp2- 1R2+ sgnQL ) fIfor vcpl Vout, + vdode
1RI Sgnf(iL)CpI+Cfl Cp1 C IRLV d
l 0 for vcpl <Vout0 + Vdode
F C12C2 (it-L +iR sg1I(IL)VCf2" -Cp
'RIfor VCp2 out2 + Vdode
R2 Sgn(IL )Cp2+Cf12 Cp2 Cf2RL2
{ O for VCp2 < Vout2 + Vdode
(16)
simplifies to VLp = Vcp I The state-variable equations for the
parallel resonant capacitor voltage (11) can be simplified to:
-vCpli 1S-iLp 'R dv '2 -'BLp R (17)
dt 2Cp1 dt 2Cp2
The complete state-variable model of the dual load converter
(excluding the effects of output leakage inductances) is,
therefore, given by:
Io3X3 A1 o2x37
X= A2 02X2 02X2 X + B
o2X3 o2X2 A
(18)
where
X= VCpl VCp2 VC, 'Lp 'L, VCflVCJ
2CP 2CP| I o0 01
Al = iR I iR IA2 = Ip I
L 2CP2 2CP2 LS ¼l 2
0 1 LL Lj
C,
B[2CPI 2Cp2 012 Cf1 2 ]
I1I
A3 = CfRL
0 Cf2RL2]
(19)
The model can used to investigate the behaviour of dual load
converters when subject to asymmetrical input excitation. By
way of example, the parameters of a candidate converter are
given in Table I when supplied from a 30V dc link. A plot of
the resulting steady-state output voltage characteristics of the
converter, V0,t, and VW2, as a function of switching frequency
and duty-cycle ratio is given in Fig. 2. It is evident that for
operation above resonance, the sum of the output voltages
applied to the loads increases as the operating frequency tends
to the effective resonant frequency, for fixed values of duty-
cycle ratio. Furthermore, for a 50O duty-cycle, giving
symmetric square-wave excitation of the tank, the converter
delivers identical voltages to both the high side and low side
outputs, for a fixed operating frequency, as expected. For a
given operating frequency, a decrease in the duty-cycle ratio,
from 500O, is seen to deliver more energy from the resonant
tank to energize output V,,ti, thereby yielding a
correspondingly higher output voltage and power, and vice-
versa. It is, therefore, clear that for balanced loads, the voltage
and power distribution to each output can be independently
influenced by a suitable choice of duty ratio and switching
frequency.
TABLE I
CONVERTER MODEL PARAMETERS
Parameters Value
Characteristic imDedance (Q) 2.5
Resonant inductance ratio, Ln 0.01
Resonant frequency,fJ (kHz) 130
Resonant capacitance ratio, C, 0.03
Series load quality factor, Qp' 6
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= Sgn('L 'RI Vcf I
Cf I CfIRLI
significance of the state-variables. The equivalent circuit in
Fig. 3 is analyzed by considering each voltage and current
source independently and using the principal of superposition
to obtain the effective dynamic description for iLp:
diLP VLP VLP Vi + VLp_iR1 + VLp_iR2 Y1+Y2 Y3
dt LP LP LP
xl Aoxi +Bolki Y1 =VLPVi =COx1 +DolVin
x2 =AOx2+Bo2iR2 Y2 = VLp iRl
X3 =A0X3 +BO2iR2 Y3 = VLp iR2-
where
COX2 +Do2iR2
= COx3 +Do3iR2
Frequetcy (kHz) Duty (%)
Fig.2 Variation of output voltage distribution with switching
frequency and duty-cycle ratio
IV. IMPACT OF OUTPUT LEAKAGE INDUCTANCE
Although resonant converters are often designed to operate at
relatively high frequencies, typically in the 200-500 kHz range,
designers must still consider the impact of low levels of
leakage inductance on converter performance. This is
particularly evident for converters with multiple outputs, where
the presence of such effects significantly complicates the
analysis, particularly when determining the state of the parallel
resonant inductor current, iLp, since the voltage seen across Lp
cannot be assumed to be directly related to vc'p, as a result of
the voltages across the leakage inductances, LI,, and L1,2. The
model must, therefore, be augmented with VLp to allow a
solution for iLp. The converter can be separated into fast and
slow sub-systems, Fig. 3 showing a model of the resonant
converter 'fast' sub-system. Whilst the rectifier is omitted in
the state-variable representation, its influence on the fast sub-
system is accommodated through the addition of current
sources, as shown in Fig. 3. This step is justified by noting that
the interaction between the fast and slow sub-systems is solely
based on coupling equations consisting of the characteristics of
the rectifier output currents iR1 and iR2. The slow sub-system
describes the behaviour of the high side and low side rectifier
outputs and the capacitive output filters and loads, vc'p and VCP2
being considered to be the inputs to the high side and low side
output sub-systems, respectively.
Cs
Cs i.s Ls ULis
A
BC3 -B2
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b0 L L L2 b I=L C+ b12 CC
p2 pI pI p2
a10 L LIs1LIs2 +LsL L1S2 +LspLL +LspLL2
LsLsi LsLsi LsL p LsL p L1SILl2 LpLls2 LpLsi LpLsi L pLls2a=L + + + + + + + p +
Cp2 Cpl Cp2 Cpl Cs Cs Cs Cp2 Cpl
a1 L LIS1+ LIS+ + + +
P CP2 C Ci 2 CSC CSC CSC C CPi p2p2 ~P1 p2 PI UPIUp2
b=sL b LpLls LSL bi20 LJpLls2 i21 = PC + C 22CS CP2
Adding the state vectors yields,
- ViRl]
X1 + X'2 + X'3 = A, (Xl + X2 + X3 )+ [B,I B,2 B,3 ] 'RI
_iR2 _
L 11r | L
LpiLp--i.1.NJ lcp11r A Cp2 - 1
g t SA#- rw1c" F i1 / -~ - Cn9 mI )
Now, by defining, X= XI +X2 +X3
Y Y1+Y +Y3+ VLP
state-space equation simplifies to,
the observable canonical
y I I2 _Z \40 o m_ - V~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~in
Fig. 3 State-variable representation of the fast sub-system. x =A (xl + X2+ X3 ) + [Bo, Bo2 Bo3] iR
L'R2j
The dynamics of the fast sub-system, therefore, consist of a set F 1
of state-variables whose value at time t = to, together with the Y=VLP =Co(x1+x2 +x3)+[Dol 0 o] 'RIinput for all t > to, completely determines the behaviour of the LR2j
system for any time t > to. An observable canonical state-space Se
realization is, therefore, considered, as it allows the impact of euations lea toateadstate, solution o themodel.nh
paaii elmet to be redl inlue in th fomlain equations, leads to a steady-state solution of the model. Theparasiticttheelementste readilysinclumed theformulation, fast and slow sub-system models can also be combined andalbeit at the expense of losing some of the physical
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used for implementation in simulation environments, eg.
MATLAB®/SIMULINK.
V. EXPERIMENTAL RESULTS
Measured results have been obtained on an experimental
converter with a step-down capability, the measured
component values being given in Table II. A ferrite core, 3F3,
suitable for high frequency applications, was used for both the
transformer core and the resonant inductor. Since the
transformer leakage inductances are dependent on the winding
arrangement, the secondaries were bifilar wound adjacent to
the core, beneath the primary winding, so as to reduce
secondary leakage flux.
TABLE II
PROTOTYPE DUAL OUTPUT CONVERTER COMPONENT VALUES
Parameter Value
DC link input voltage, VDC (V) 15
Series resonant inductances, Ls (,uH) 0.85
Series resonant capacitances, Cs (,F) 1.5
High side parallel resonant capacitances, C., (gF) 0.116
Low side parallel resonant capacitances, CP2 (,F) 0.116
Load resistance, RL (Q) 4
Filter capacitance, C1 (,F) 100
Magnetising inductance, Lm (,uH) 109
Transformer turns ratio 1
Transformer output leakage inductance, Li, (,uH) 0.1
Transformer primary leakage inductance, Li. (,uH) 0.7
The effective parallel resonant inductor is designed to be on the
transformer primary side, such that Lp utilises the magnetising
inductance, Lm, of the transformer. The effective series
inductance comprises of the series inductor, Ls, and the
primary leakage inductance, LI,, and was measured as 1.55gH.
A comparison of the output voltage obtained from the state
variable model, simulated to steady-state, with SPICE
simulation results and measurements, is given in Fig. 4. As is
clearly evident, the correlation between the theoretical
predictions and the experimental data is extremely good.
Moreover, a comparison of simulated and measured
characteristics, when duty-cycle ratio control is employed, has
also been obtained at an operating frequency of f=150 kHz.
The results are shown in Fig. 5 from which it can be seen that
the proposed state-variable model provides sufficient accuracy
for design and analysis purposes, the maximum error being
<5%/.
VI. CLOSED-LOOP CONTROL
The structure of the control methodology, which employs two
decoupled feedback loops for independent control of frequency
and duty-cycle ratio, is shown in Fig. 6. Parameters for the
decoupled SISO controllers are chosen for good transient
response and disturbance rejection. The digital compensator is
tuned to respond quickly to variations of V0,,,1 whilst the
controller reacting to variations of V0,12, acts relatively slowly,
thereby allowing an effective decoupling of the control loops,
for simplicity. The prototype converter controller is shown in
Fig. 7. The converter (see Table II for parameters) is required
to provide regulated +5V and +3.3V outputs from a DC link
input voltage in the range 15V to 20V. Figure 8 shows the
steady-state error between the reference voltages, Vrefl and
Vrej2, and the resulting measured output voltages of the
converter, over the specified range of DC link input voltages
(I5V to 20V) with a 5Q load.
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Fig. 4 Output voltage vs switching frequency
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Fig. 5 Control characteristic curves forfi=150 kHz (a) high side
output, and (b) low side output.
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Fig. 6 Closed-loop control of the dual-load converter.
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Fig. 8 Output voltage regulation vs. input voltage
It can be seen that the maximum regulation error for both
outputs is <5%. Finally, Fig. 9 shows the response of the
converter resulting from transient start-up conditions, for a
range of applied input voltages and dual output voltage ratios.
It can be seen that the converter voltages converge rapidly to
the reference values, with an initial overshoot of 10%,
corresponding to an equivalent 2nd_order damping ratio of
4-0.6.
VII. CONCLUSIONS
The characteristics of dual-load, 4t-order LCLC voltage-
output resonant converters, have been explored. From the
output voltage distribution derived from an example converter,
the impact of the converter design parameters, and output
leakage inductance, on the attainable output voltage ratio, has
been investigated. A comparison of measurements from an
experimental converter, capable of delivering 5V and 3.3V,
with predictions from the derived state-variable model and
SPICE simulations, shows that the state-variable model
provides accurate predictions of output voltage under steady-
state conditions. Moreover, a basic control scheme to allow
reliable regulation of both outputs, has been realised, with
steady-state measurements showing independent regulation
using a combination of duty-cycle and frequency control, and
good start-up transient behaviour on both outputs under a range
of operating conditions.
V.,t,= 5V
V.ut2 = 3.3V
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Fig. 9 Start-up transient response for various dual output voltage ratios and
DC-link input voltages (a) VDc-l5V, V0Utl=5V, V0Ut2=3.3V; (b) VDc-20V,
V01tl=5V, V0.t2=3.3V
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